With the continuously increasing demand for energy and the limited supply of fossil fuels, renewable power sources are becoming ever more important. Knowing that future energy demand will grow, manufacturers are increasing the size of new wind turbines (WTs) in order to reduce the cost of energy production. The reliability of the components has a large impact on the overall cost of a WT, and press-pack (PP) insulated gate bipolar transistors (IGBTs) could be a good solution for future multi-megawatt WTs because of advantages like high power density and reliability. When used in power converters, PP IGBTs are stacked together with other components in a clamping mechanism in order to ensure electrical and thermal contact. Incorrect mechanical clamping of PP IGBTs has a negative impact on their reliability and consequently on the reliability of the WT. In this study the impact of mechanical clamping conditions on the static thermal distribution among chips in PP IGBTs is investigated.
Introduction
The growing demand for energy pushes manufacturers to increase the size of new WTs in order to reduce the cost of energy production. Most high-power WTs use permanent magnet direct drive (PMDD) generators which require full-scale power converters for grid connection (1) . The increase in the size of new WTs implies higher rating for the power converters and also challenges engineers in order to increase power density. High-power PP IGBTs could be a solution for the future multi-megawatt WTs, because of the high thermal cycling capability and high power density that can be achieved using these devices (2) (3) . Until recently the press-pack packaging technology has been only used for very high-power devices like injection enhanced gate transistors (IEGTs), gate turn off thyristors (GTOs), integrated gate commutated thyristors (IGCTs) and diodes (4) . The reliability research on PP IGBTs is limited, thus further research in this direction is needed for a better understanding of how mechanical clamping conditions affect the thermal distribution inside PP IGBTs and also their reliability.
The reliability research on PP IGBTs found in the literature is briefly summarized as follows. Some of the publications present results obtained during accelerated testing of PP IGBTs (5) (6) . Other publications are looking into both two dimensional (2D) and three dimensional (3D) finite element (FE) mechanical modeling of PP IGBTs in order to analyze the contact pressure distribution before and during thermal cycling (7) (8) . Several publications are doing mechanical stress analysis on PP IGBTs using the FE approach (9) - (11) . Another paper investigates the average clamping force distribution among chips in a high-power PP IGBT under various mechanical clamping conditions using a 3D FE method based mechanical model (12) .
Modeling Method
In this paper the influence of the mechanical clamping conditions on the thermal distribution among chips in PP IGBTs is investigated. The simplified internal structure of the studied PP IGBT is shown in Fig. 1 . As it may be observed the PP IGBT has a multi-layered structure. The silicone (Si) chips are surrounded on both emitter and collector sides by molybdenum (Mo) plates which help with the uniform distribution of the clamping force on the whole area of the contact surfaces. A Si chip together with the emitter and collector side Mo plates and shim plate form a chip assembly. All the chip assemblies are in contact with the emitter and collector pole pieces. The material types used to manufacture the components of the PP IGBT are given in Table 1 .
In PP IGBTs all the high-power contacts are realized by pressure contact alone eliminating the bond-wires and solder joints which are typical to wire-bonded IGBTs. The packaging of PP IGBTs transfers the clamping force from the mechanical clamp and distributes it among the Si chips. The packaging also provides the electrical and thermal paths for the Si chips. The clamping force is an important parameter for PP IGBTs because it affects both electrical and thermal contact resistances, thermal cycling capability and shortcircuit current rating.
In order to calculate how the thermal distribution among chips inside the studied PP IGBT is affected by mechanical clamping conditions, the method shown in Fig. 2 has been followed.
The link between the mechanical, thermal and power loss models is made by exporting and importing data. First, the chip-level average clamping forces (F c1...9 ) are calculated using the developed mechanical model by taking into account the mechanical clamping conditions. Clamping conditions can be anything from pressure distribution on the PP IGBT's pole faces to manufacturing tolerances. Next, the clamping forces are used to calculate the contact thermal resistances which are then imported into the thermal model. The thermal model is solved and the chip-level thermal resistances are obtained. After that, the chip-level power losses (P loss1...9 ) are calculated by taking into account the current distribution among the chips caused by the uneven clamping force distribution. The power losses are then fed into the thermal model and the average chip-level junction temperatures (T j1...9 ) are obtained.
Electro-Thermo-Mechanical Model Development

Mechanical Model
The mechanical model is decoupled from the other models because the effect of the temperature on the clamping force distribution should be minimal. This is motivated by the fact that the PP IGBT is Table 2 . Elastic material properties clamped using disc springs whose deflection is on the scale of mm when tightening the mechanical clamp. When the PP IGBT is heated up due to the power losses its internal components will deflect with several μm due to the thermomechanical effects. This small deflection will have little effect on the force provided by the disc springs. The clamping force distribution should be mainly determined by the mechanical clamping conditions and manufacturing tolerances.
The mechanical model is able to translate mechanical clamping conditions to average chip-level clamping forces. The model is 3D and it was developed using the FEM approach. The meshed geometry of the PP IGBT (with the collector pole piece removed) is shown in Fig. 3 . The model is based on the geometric parameters of the PP IGBT and the elastic material properties of its components. The elastic material properties used in the mechanical model are given in Table 2 .
Several simplifications have been made in the mechanical model in order to reduce the required computational effort while preserving the accuracy as much as possible. Only the components which are relevant from the perspective of the clamping force have been included in the model. For instance the plastic housings of the chip assemblies, the gate spring pins and the gate track printed circuit board have not been considered. The shim plates have been also omitted because they are very thin in comparison with the other components and their effect on the clamping force distribution is negligible.
The boundary conditions for the mechanical model have been set up as follows. A fixed support has been placed on the outer face of the emitter pole piece. On the outer face of the collector pole piece, a displacement has been applied through a spacer disc. The nominal clamping force of the studied PP IGBT is 14 kN.
Thermal Model
The thermal model is based on the same geometry as the mechanical model and has been developed using the same approach. The model includes both material and contact thermal resistances. The contact thermal resistances are included in the model by means of force dependent thermal resistances. Before solving the 3D thermal model the contact thermal resistances which were calculated Table 3 . Description of the thermal network's elements Table 4 . Thermal material properties based on the clamping forces obtained with the mechanical model are imported.
The thermal model is developed at chip-level and can be represented in terms of thermal network elements as shown in Fig. 4 . The description of the thermal network's elements is given in Table 3 . The input of the thermal model is the chip-level power losses whereas the output is the chip-level junction temperatures.
The thermal material properties used for the development of the thermal model are given in Table 4 .
The use of the 3D FEM approach ensures that the lateral heat spreading effect in the components of the PP IGBT together with the thermal coupling effect among the chips is accurately captured by the thermal model.
When calculating the thermal resistance of a material, the lateral heat spreading effect should be taken into consideration as illustrated in Fig. 5 . As it may be observed the surface area of the heat source is much smaller than the surface area of the next layer of material. The heat generated by the heat source does not spread only in one direction, it also spreads laterally (13) . In Fig.5 , A represents the contact area of the heat source, a represents the exit area after the heat spreading effect, l is the thickness of the material and β is the spread angle.
The boundary conditions for the solving of the thermal model have been set up as follows. The temperatures of the emitter and collector pole piece outer faces (case temperatures) have been set to 25
• C. The heat generation in the entire volume of the Si chips has been set based on the chip-level power loss calculations.
Power Loss Model
Since the main focus of the paper is the analysis of the thermal distribution rather than the accuracy of the calculated temperatures, the total average power losses (P l,tot ) in each IGBT chip were estimated in a simple way using (1) and (2) (14) (15) .
It was assumed that the PP IGBT is operating in a pulse width modulation controlled power converter. The ripple components of the output current are neglected in the calculations. A power factor (cos ϕ) of 0.9, a modulation index (m i ) of 0.85 and a switching frequency ( f sw ) of 1 kHz have been considered. The nominal DC link voltage of the IGBT chips is 2.8 kV whereas the current rating is 55A. In (1), P l,cond is the average conduction loss, P l,sw is the average switching loss, E on is the turn on energy and E o f f is the turn off energy. In order to calculate the average power loss data from the datasheet of the PP IGBT Si chip has been used (16) . The current distribution among the Si chips has been estimated by using force dependent electrical contact constants, datasheet values and 3D FEM electrical simulations which will not be covered in detail herein (16) (17) . The power dissipation occurring in the electrical contacts between the components of the PP IGBT has been neglected in the calculations. This is reasonable considering the fact that the power dissipation in the contacts is much smaller than the power loss occurring in the Si chips. By neglecting the power dissipation in the contacts for all the chips, it is expected that the temperature results are offset to a small extent but the differences in temperature among the chips are accurately calculated.
Case Studies
Using different study cases an analysis has been made in order to see how mechanical clamping conditions affect the distribution of the clamping force, power loss and temperature among the chips inside the PP IGBT. Uneven loading of the Si chips could lead to device failure or reduction of lifetime. The numbering of the Si chips and the definition of the coordinate system are shown in Fig. 6. a) . The location of the gate spring pins is indicated by the round cuts in the corner of each pedestal as shown in Fig. 6. b) .
Ideal Clamping (case I)
In this study case the PP IGBT is clamped under ideal conditions. As it may be observed in Fig. 7 the clamping pressure is very evenly distributed among the chip assemblies. It can be observed that there is a reduction in pressure in the corner areas where the gate spring pins are located.
The thermal distribution among the chips is shown in Fig. 8 . As it may be observed the distribution is quite even. The higher temperatures at the edges of the Si chips could be attributed to the fact that the emitter side Mo plate has a much smaller area than the collector side Mo plate and therefore the heat is extracted through a smaller area (higher thermal resistance at the exterior of the chips). It can be also observed that the temperature of the Si chips is slightly higher in the corner areas where the gate spring pins are located due to the reduced pressure.
The values of the chip-level clamping force, conduction current, power loss and junction temperature are given in Table 5 . Clamping force, conduction current, power loss and junction temperature distribution (case I) Table 5 . As it may be observed all the chip-level currents, power losses and junction temperatures are closely matched because of the even clamping force distribution.
Variation in the Thickness of the Chip Assemblies (case II)
In this study case the thickness of chip assembly no. 8 is reduced by 0.5 μm (in order to investigate how manufacturing tolerances influence the loading distribution). As it may be observed in Fig. 9 , the clamping pressure on chip no. 8 is much lower than on the other chips due to the reduced thickness.
The thermal distribution among the chips is shown in Fig. 10 and as it may be observed the temperature on chip no. 8 is slightly higher than on the other ones (due to the increased thermal resistance and only slight reduction of the conduction current).
The values of the chip-level clamping force, conduction current, power loss and junction temperature are given in Table 6 . As it may be observed the clamping force on chip no. 8 is only 1270.8 N which leads to a lower conduction Table 6 . Clamping force, conduction current, power loss and junction temperature distribution (case II) Fig. 11 . Clamping pressure distribution (case III) current than in the other chips. The lower clamping force also translates into higher thermal resistance. Chip no. 8 has the highest temperature with 77.4
• C which is slightly higher than the temperature of the other chips (due to the increased thermal resistance and only slight reduction of the conduction current).
Thickness Variation Combined with Misalignment in the Clamp (case III)
In this study case two things which cause clamping force unevenness are combined. The thickness of chip assembly no. 8 is reduced by 0.5 μm (as in case II) and at the same time the PP IGBT is misaligned in the clamp by 5 mm along the x-axis as it can be seen in Fig. 11 (the misalignment is between the center of the PP IGBT and the center of the cooling plates which are located on both emitter and collector sides of the PP IGBT). The definition of the coordinate systems is given in Fig. 6. a) .
The thermal distribution among the chips in this study case is shown in Fig. 12 . As it may be observed, the thermal distribution looks much more uniform than the clamping pressure distribution (shown in Fig. 11 ) due to the equalizing effect of the reduced conduction current (which translates to reduced power losses).
The values of the chip-level clamping force, conduction current, power loss and junction temperature are given in Table 7 . As it may be observed this study case produces slightly more unevenness in clamping force than study case II due to the added misalignment condition. Chip no. 8 has the highest temperature with 77.3
• C.
Conclusions
In this paper a simple method for the analysis of the thermal distribution inside PP IGBTs under various mechanical In order to analyze the effect of the clamping conditions on the thermal distribution several models have been developed. First, a 3D FEM based mechanical model has been developed in order to translate mechanical clamping conditions to chip-level clamping force. Second, a 3D FEM based thermal model has been developed which considers force dependent chip-level thermal contact resistances. The thermal model accurately captures the lateral heat spreading effect and the thermal coupling effect among the chips. Third, a simple power loss model (considering the current distribution among the chips) has been implemented in order to calculate the average chip-level power losses.
The developed models have been used to analyze the static clamping force, conduction current, power loss and junction temperature distribution among the chips in various study cases. As expected, under ideal clamping conditions the even clamping force distribution leads to even loading of the chips. When there is unevenness in the clamping force distribution, it affects the distribution of the current, power loss and junction temperature. A decreased clamping force leads to lowered conduction current which translates into lowered power losses. The decreased clamping force also translates into higher thermal resistance due to the force dependent thermal contact resistances. It seems that the junction temperature of the chips with decreased clamping force slightly increases. The effect of the increased electrical contact resistance and increased thermal contact resistance seems to cancel out each other to a certain extent (the clamping force seems to have stronger effect on the thermal part then on the electrical part). This is reasonable considering the fact that a large part of the chip to case thermal resistance is made up by the thermal contact resistances which are force dependent. On the other hand on the electrical side a large part of the collector to emitter resistance is given by the Si chips themselves and only a small part is given by the electrical contact resistances (which are force dependent).
Although the models presented in this paper are static (average), the same approach could be used in order to develop dynamic models. The developed models could be validated by laboratory experiments. However this represents directions for future work. Also as future work, the power dissipation occurring in the electrical contacts between the components of the PP IGBT could be taken into consideration in order to improve accuracy.
